

CLAIMS

What is claim is:

1. A fabrication method for heterojunction bipolar transistor, said
5 method comprising:

providing a substrate having a collector therein, a base layer over
said substrate, an oxide layer over said base layer, and a polysilicon
layer over said oxide layer;

forming a first photoresist layer over said polysilicon layer;

- 10 transferring a line pattern into said first photoresist layer by a
photo mask with said line pattern to form a emitter window pattern;

etching said polysilicon layer to expose said oxide layer by using
said emitter window pattern as an etching mask;

- performing a first ion implantation process into said base layer to
15 form a first extrinsic base region therein;

removing said emitter window pattern;

forming a dielectric layer over said polysilicon layer and said oxide
layer;

thinning said dielectric layer to expose said polysilicon layer;

- 20 removing said polysilicon layer to expose said oxide layer;

etching said exposed oxide layer to expose said base layer;

forming an emitter layer over said base layer and said dielectric
layer;

forming a second photoresist layer over said emitter layer;

- 25 transferring an emitter pattern into said second photoresist layer;

etching said emitter layer to form an emitter and expose said oxide
layer by using said emitter pattern as an etching mask; and

performing a second ion implantation process to form a second

extrinsic base region.

2. The method according to claim 1, wherein said oxide layer comprises an in situ steam generation oxide layer.

5

3. The method according to claim 1, further comprising a step of forming a bottom anti-reflecting coating layer over said polysilicon layer.

4. The method according to claim 1, wherein said polysilicon layer
10 comprises an undoped polysilicon layer.

5. The method according to claim 1, wherein said dielectric layer comprises a SiN layer.

15 6. The method according to claim 1, wherein said dielectric layer is thinned by a chemical mechanical polishing and an etching back processes.

7. The method according to claim 1, wherein said base layer comprises
20 a SiGe layer.

8. A fabrication method for heterojunction bipolar transistor, said method comprising:

25 providing a substrate having a collector therein, a base layer over said substrate, a first emitter layer over said base layer, and a first dielectric layer over said first emitter layer;

forming a first photoresist layer over said first dielectric layer;

transferring a line pattern into said first photoresist layer by a

photo mask with said line pattern to form a emitter window pattern;
etching said first dielectric layer to expose said first emitter layer
by using said emitter window pattern as an etching mask;
removing said emitter window pattern;
5 etching said first emitter layer to expose said base layer;
forming a first oxide layer over said base layer and said first
emitter layer;
forming a second oxide over said first dielectric layer and said first
oxide layer;
10 performing a first ion implantation process into said base layer to
form a first extrinsic base region therein;
forming a second dielectric layer over said second oxide layer;
anisotropically etching said second dielectric layer to expose said
second oxide layer and form a spacer;
15 performing a second ion implantation process to form a second
extrinsic base region;
forming a third dielectric layer over said second oxide layer and
said spacer;
thinning said third dielectric layer to expose said second oxide
20 layer;
removing said exposed second oxide layer and said first dielectric
layer to expose said first emitter layer;
forming a second emitter layer over said first emitter layer and
said third dielectric layer;
25 forming a second photoresist layer over said second emitter layer;
transferring an emitter pattern into said second photoresist layer;
and etching said second emitter layer, said third dielectric layer,
said second oxide layer and said first oxide layer to form an emitter and

expose said second extrinsic base region.

9. The method according to claim 8, wherein said base layer comprises a SiGe layer.

5

10. The method according to claim 8, wherein said first dielectric layer comprises a Tetra Ethyl Ortho Silicate Glass (TEOS) layer.

11. The method according to claim 8, further comprising a step of
10 forming a bottom anti-reflecting coating layer over said first dielectric layer.

12. The method according to claim 8, wherein said first oxide layer comprises an in situ steam generation oxide layer.

15

13. The method according to claim 8, wherein said second oxide layer comprises a linear oxide layer.

14. The method according to claim 8, wherein said second dielectric
20 layer comprises a SiN layer.

15. The method according to claim 8, wherein said third dielectric layer comprises a SiN layer.

25 16. The method according to claim 8, wherein said third dielectric layer is thinned by a chemical mechanical polishing and an etching back processes.

17. A heterojunction bipolar transistor, said heterojunction bipolar transistor comprising:

a substrate having a collector therein;

an intrinsic base region, a first extrinsic base region adjacent
5 said intrinsic base region and a second extrinsic base region adjacent
said first extrinsic base region on said substrate, wherein a dopant
concentration of said second extrinsic base region is higher than a
dopant concentration of said first extrinsic base region;

an emitter on said intrinsic base layer; and

10 a spacer adjacent said emitter and on said first extrinsic base
region.

18. The heterojunction bipolar transistor according to claim 17,
wherein said intrinsic base region, said first extrinsic base region and
15 said second extrinsic base region comprise SiGe base regions.

19. The heterojunction bipolar transistor according to claim 17 further
comprising an in situ steam generation oxide layer between said spacer
and said first extrinsic base region.

20

20. The heterojunction bipolar transistor according to claim 17 further
comprising a linear oxide layer and an in situ steam generation oxide
layer between said first extrinsic base region and said spacer.

25 21. The heterojunction bipolar transistor according to claim 17, wherein
said spacer comprises a SiN spacer.